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SINGLE CONDUCTOR ALLOY AS
DIFFUSION BARRIER SYSTEM AND
SIMULATANEOUS OHMIC CONTACT TO N-
AND P-TYPE SILICON CARBIDE
CROSS-REFERENCE TO RELATED
APPLICATIONS
This application claims the benefit of U.S. Provisional
Patent Application Ser. No. 62/402,131 entitled "Single
Conductor Alloy as Diffusion Barrier System and Simulta-
neous Ohmic Contact to N- and P-Type Silicon Carbide"
filed on Sep. 30, 2016, the entirety of which is incorporated
herein by reference.
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single metal to be ohmic on both n- and p-type layers. The
process of forming a degenerately doped layer in the contact
area is by high-energy ion implantation. This entails surface
preparation prior to ion implantation, usually performed at
5 temperatures around 1100° C. As can be appreciated, the
process not only adds cost, but the implantation process
itself causes damage to the lattice structure of the device.
The induced damage can only be partially reversed after
annealing. Post ion implantation also requires that the
10 implant be activated at temperature as high as 1200° C., and
it is known that not all the implants are fully activated.
15
ORIGIN OF THE INVENTION
The invention described herein was made by an employee
of the United States Government and may be manufactured
and used only by or for the Government for Government 20
purposes without the payment of any royalties thereon or
therefore.
BACKGROUND
25
Traditional high temperature devices are generally placed
several distances from high temperature environments in
order to prevent them from failing, due to the inability to
survive the high temperature. Generally, the failure of these
devices (e.g., sensors and electronics) is due to the instability 30
or lack of robustness of the contact metallization and pack-
aging. Unique problem characteristics are the effects posed
by temperature on semiconductor sensors and electronics as
they are further inserted into the higher temperature sections
of the monitored environment. This is primarily because, as 35
the devices with traditional electrical ohmic contacts are
inserted further into higher temperature sections, their per-
formance characteristics degrade dramatically to the point
that they fail catastrophically.
As a result of the aforementioned scenario, devices with 40
conventional ohmic contact metallization are generally
placed several distances away from environments having
extreme temperatures. In other words, the devices are posi-
tioned in lower temperature sections (e.g., of an engine)
where the temperature would not adversely impact the 45
contact metallization or the package.
In addition to the above disadvantage of conventional
metallization on devices, there is also a problem of com-
plexity and production costs that is associated with their
fabrication. Most semiconductor electronic and some sens- 50
ing devices operate in bi-polar mode, which means that the
device's physical configuration contains sections that are
doped either n- or p-type. As a result, the metallization
needed to make ohmic contact to either of the layers is
exclusive to that layer. This means that below a certain 55
doping level, a metal (or metal compound/mixture) that is
ohmic on an n-doped layer generally would be rectifying on
a p-doped layer. Conversely, a metallization that is ohmic on
a p-doped layer would be rectifying if deposited on an
n-doped layer. 60
Therefore, on a bi-polar device, multiple process steps of
successive depositions, photolithography, and etchings are
required to deposit and pattern the desired ohmic contact
metallization. This process is time consuming and expen-
sive. For example, in some instances, one of the layers is 65
degenerately doped (usually the p-type SiC) so that the
exclusivity is removed, thereby making it possible for a
SUMMARY
The following presents a simplified summary in order to
provide a basic understanding of some aspects of the inno-
vation. This summary is not an extensive overview of the
innovation. It is not intended to identify key/critical ele-
ments or to delineate the scope of the innovation. Its sole
purpose is to present some concepts of the innovation in a
simplified form as a prelude to the more detailed description
that is presented later.
The innovation disclosed and claimed herein, in one
aspect thereof, comprises a simultaneous formation of elec-
trical ohmic contacts to silicon carbide (SiC) semiconductor
having donor and acceptor impurities (n- and p-type doping,
respectively). More particularly, the ohmic contact can be
formed on SiC layers having n- and p-type doping at one
process step during the fabrication of the semiconductor
device. Accordingly, the multiple process steps for fabricat-
ing contacts on to n- and p-type surfaces can be greatly
reduced, thereby reducing time and cost, and increasing
yield.
Additionally, the innovation discloses a metallization
scheme that can serve as a non-discriminatory, universal
ohmic contact to both n- and p-type SiC, without compro-
mising the reliability of the specific contact resistivity when
operated at temperatures in excess of 600° C.
According to an aspect, the innovation provides a struc-
ture and method of use of a single alloy conductor to form
simultaneous ohmic contacts (SOC) to n- and p-type
4H-SiC. In addition to forming SOC to n- and p-type
4H-SiC, the single alloy conductor is an effective diffusion
barrier against gold (Au) and oxygen (02) at high tempera-
tures (e.g., as high as 800° C.).
In addition to forming SOC and diffusion barrier against
An and 02, the single alloy conductor is an effective
interconnecting metallization in a multi-level metallization
device scheme.
In one embodiment, Phase Segregation Annealing was
applied to co-sputtered Pt:Ti composition ratios on p- and
n-type 4H-SiC to form simultaneous ohmic contacts. This
significantly reduces the time and cost to fabricate semicon-
ductor SiC devices.
The application of the same Pt:Ti composition above the
ohmic contact layer to act as a diffusion barrier
Compositions of the innovation may be used to manufac-
ture devices includes SiC electronics and sensors. The
innovation will enable these devices to operate reliably at
desired temperatures.
To the accomplishment of the foregoing and related ends,
certain illustrative aspects of the innovation are described
herein in connection with the following description and the
annexed drawings. These aspects are indicative, however, of
but a few of the various ways in which the principles of the
innovation can be employed and the subject innovation is
intended to include all such aspects and their equivalents.
US 10,056,259 B1
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Other advantages and novel features of the innovation will
become apparent from the following detailed description of
the innovation when considered in conjunction with the
drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates example specifications of a Tungsten
(W) uniformity experiment in accordance with the innova-
tion.
FIGS. 2A-2D illustrate example results of a W uniformity
experiment in accordance with the innovation.
FIG. 3 illustrates an example Silicon (Si) uniformity
experiment in accordance with aspects of the innovation.
FIGS. 4A-4D illustrate example results of a Si uniformity
experiment in accordance with the innovation.
FIG. 5 illustrates an example Auger Electron Spectros-
copy graph in accordance with a Si uniformity experiment in
accordance with the innovation.
FIG. 6 illustrates an example photograph of a W/Si
annealing experiment in accordance with the innovation.
FIGS. 7A-7C illustrate example stress results in accor-
dance with an aspect of the innovation.
FIGS. 8A-8C illustrate example stress results in accor-
dance with an aspect of the innovation.
FIG. 9 illustrates example Auger data in accordance with
an aspect of the innovation.
FIG. 10 illustrates example results following annealing in
accordance with an aspect of the innovation.
FIGS. 11A-19C illustrate example comparative graphs for
each sample (N5, N6, N7, N8, N9, NX, P5, P7 and P95) and
their three different measurements in accordance with
aspects of the innovation.
FIGS. 20A-20C illustrate example results from sample P6
after several annealing attempts in accordance with aspects
of the innovation.
FIGS. 21A-21C illustrate example results from sample P8
after several annealing attempts in accordance with aspects
of the innovation.
FIGS. 22A-22C illustrate example results from sample
PX after several annealing attempts in accordance with
aspects of the innovation.
FIGS. 23A-23C illustrate an example summary chart of a
WNi scheme in accordance with aspects of the innovation.
FIG. 24 illustrates an example work function table of
metal silicides and carbides in accordance with aspects of
the innovation.
FIG. 25 illustrates a plot depicting as-deposited, post-
RTA, and post 900° C., 60 min. soak, I-V characteristics of
W50:Ni50 alloy metallization on non-TLM p-type 4H-SiC
epilayers having doping level of Na>2xlO" CM-3.
FIGS. 26A-26C illustrate AES depth profiles (a) AES
depth profile of as deposited W50:Ni50 alloy metallization
on n-type SiC epilayer. The top silicon layer prevents the
oxidation of tungsten; (b) AES depth profile of rapid thermal
annealed W50:Ni50 metallization on n-type SiC epilayer.
The SiC reaction zone indicates the formation of nickel
silicide and tungsten carbide; (c) AES profile of sample after
RTA and 1 hr furnace soak at 900° C. inAr ambient. The SiC
reaction zone shows that the nickel silicide and tungsten
carbide remain intact.
FIGS. 27A-27C depict phase diagrams according to
aspects of the innovation.
FIG. 28 is an illustrative representation of the PSA model.
FIGS. 29A-29D are representative plots according to
aspects of the innovation.
4
FIG. 30 is a plot of the average specific contact resistance
of ohmic contacts according to the innovation.
FIGS. 31A-31D depict AES depth profiles (FIGS. 31A
and 31B) and cross-section FE-SEM images of example
5 embodiments of according to the innovation (FIG. 31C and
FIG. 31D).
FIGS. 32A-32D depict AES depth profiles (FIGS. 32A
and 32B) and cross-section FE-SEM images of example
embodiments of according to the innovation (FIG. 32C and
10 FIG. 32D).
FIG. 33 depicts an AES depth profile and corresponding
cross section FIB-FESEM image of an example embodiment
according to the innovation.
FIG. 34 depicts an AES depth profile and corresponding
15 cross section FIB-FESEM image of an example embodiment
according to the innovation.
FIGS. 35A-35B depict examples according to the inno-
vation: a) Complete TLM structure with the An capped Pt:Ti
80:20 at. % ratio ohmic contacts and diffusion barrier layers,
20 and b) schematic cross section of the buried PtTi 80:20 at.
% ratio interconnect anchored between two contacts.
FIGS. 36A-36C: AES depth profiles of the Pt: Ti 80:20 at.
% ratio sandwiched between S'02 layers after 1 hour of
thermal treatment in 6 slpm O flow at a) 700° C., b) 800° C.,
25 and c) 900° C.
FIG. 37 is an illustration of a single conductor alloy as a
diffusion barrier according to an example of the innovation.
FIGS. 38A-38C are AES depth profiles of according to
aspects of the innovation
30 FIGS. 39A-39C depict AES depth profiles and corre-
sponding cross section FIB-FE-SEM image of the co-sput-
tered Pt80:Ti20 at. %.
DETAILED DESCRIPTION
35
The following terms are used throughout the description,
the definitions of which are provided herein are included to
assist in understanding various aspects of the subject inno-
vation. The definitions are not intended to limit the scope of
40 this specification in any manner.
Chemical etching refers to a process of using acids, bases
or other chemicals to dissolve unwanted materials such as
metals or semiconductor materials;
Current-Voltage Characteristic (I-V Curve) refers to a
45 relationship, typically represented as a chart or graph, in
which an electric current is measured as function of voltage;
Electron beam evaporation refers to a process of deposi-
tion in which an electron beam is directed at a crucible of
metal. The electron beam causes atoms from the target to
50 transform into the gaseous phase. These atoms then precipi-
tate into solid form coating everything in the vacuum
chamber with a thin layer of the material;
Glow discharge refers to a conduction of electricity in a
low-pressure gas, producing a diffuse glow;
55 Photoelectron spectroscopy refers to energy measurement
of electrons emitted from solids, gases or liquids by the
photoelectric effect, in order to determine the binding ener-
gies of electrons in a substance. There are two types
described infra, Auger Photoelectron Spectroscopy and
60 X-Ray Photoelectron Spectroscopy (XPS);
Physical vapor deposition refers to a general term used to
describe most any of a variety of methods to deposit thin
films by the condensation of a vaporized form of the material
onto various surfaces;
65 Probe station is used to acquire signals from the internal
nodes of a semiconductor device. In the following discus-
sion, a probe station is used to measure I-V Curves;
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Rapid Thermal Anneal (RTA) refers to a semiconductor
manufacturing process that heats a substrate and the thin
film on it to high temperatures in several seconds or less.
During cooling, wafer temperatures are decreased slowly in
order to prevent the breaking of the substrate;
Scanning Electron Microscope (SEM) refers to a type of
electron microscope that images a sample surface by scan-
ning it with a high-energy beam of electrons in a raster scan
pattern;
Semiconductor is a material that has an electrical resis-
tivity between that of a conductor and an insulator. Semi-
conductor properties are often affected by the environment
they are in, e.g., in a high temperature environment a
semiconductor's resistivity will generally be lower;
Sputtering refers to a process that uses ions of an inert gas
to dislodge atoms from the surface of a crystalline material,
the atoms then being electrically deposited to form an
extremely thin coating on a glass, metal, plastic, or other
surface;
Substrate refers to a supporting material on which a
circuit is formed or fabricated, e.g., where the atoms from
the target are collected as a thin film;
Target refers to a circular object made of the material that
is to be sputtered; and
Work function refers to the minimum amount of energy
required to remove an electron from the surface of a metal.
A dual ohmic contact to n- and p-type silicon carbide is
described in U.S. patent application Ser. No. 12/791,276,
now U.S. Pat. No. 8,373,175, the entirety of which is
incorporated herein by reference.
The basic building block of complex semiconductor inte-
grated circuits is the p-n junction, which in conventional
practice, requires successive fabrication steps to separately
form ohmic contacts to the p-type and n-type conductivity
contact regions. Under the Mott-Schottky rule if the metal
has a high work function (WE) relative to the p-type
semiconductor electron amity, it will be ohmic and recti-
fying on the n-type. Conversely, metals with low WE,
relative to the n-type affinity will be ohmic while rectifying
on the p-type. In the absence of Fermi level pinning, and if
the semiconductor is non-degenerately doped, the charge
transport across the metal/semiconductor interface is domi-
nated by thermionic emission (TE) or field-emission (FE)
mechanisms. The dominance of one over the other is deter-
mined by the metal WE in relation to that of the semicon-
ductor and the thickness of the depletion region as controlled
by the doping level. Under the above conditions, to achieve
ohmic contacts to both n and p conductivity regions typi-
cally requires two separate metallization schemes, which are
conventionally obtained by performing multiple and
repeated fabrication process steps. Presently, to circumvent
this time consuming and costly practice, and also to further
reduce the metal/semiconductor contact resistance (hence
reducing junction power loss), the semiconductor is degen-
erately doped by high energy ion implantation and subse-
quent high temperature implant anneal. This allows tunnel-
ing to be the dominant charge transport mechanism over TE
and FE, thereby circumventing the Mott-Schottky rule and
permitting the use of a single metallization scheme in
realizing simultaneous ohmic contacts (SOC) to the two
conductivity contact regions.
While silicon carbide (SiC) semiconductor device tech-
nology also suffers the above costly and time consuming
traditional practice, the financial impact is more dramatic,
starting with the high cost of the SiC wafers. Unlike silicon-
based devices that mostly utilize low cost and short duration
wet etching process technology, the batch fabrication of SiC
T
relies solely on reactive ion etching (RIE) to realize micro-
electromechanical and electronic devices. The resulting non-
planar topography obtained from such RIE process is gen-
erally not friendly to subsequent multiple surface fabrication
5 process steps, thereby leading to non-uniform device-to-
device performance characteristics and reduced yields. Also,
since the ion implantation process has a high energy physical
impact on the semiconductor, lattice damage is common
occurrence, which would usually require high temperature
io (>1200° C.) post implant anneal to reverse some of the
damage.
As the operation of certain class of semiconductor elec-
tronic and sensing devices is extended to temperatures
greater than 500° C., the degradation of the contact metal-
15 lization to these devices tend to increase at near exponential
rate. The resultant outcome is the correspondingly gradual
operational degradation of the devices, eventually leading to
premature catastrophic failure. The primary mechanisms
responsible for such failures are: (1) oxidation of the contact
20 metallization by adventitious oxygen diffusion into the met-
allization from outside, which leads to increase in the
resistance of the metallization; (2) the inter-mixing of the
multiple metallization layers that constitute the metallization
system leads to micro-structural phase transformations, void
25 formation, Kirkendall vacancies, and grain boundary nucle-
ation, which all cooperatively act to degrade the electrical
functional characteristics of the metallization; and (3) inter-
metallic diffusion to the semiconductor interface, forming a
new interfacial layer with the semiconductor, thus changing
30 the metal/semiconductor interface electronic characteristics
from either ohmic to Schottky or Schottky to ohmic con-
tacts.
Conventional semiconductor pressure sensors are typi-
cally rated up to 125° C. One reason is because this class of
35 semiconductors, such as silicon, is limited by their material
properties at higher temperatures and enhanced surface
reactivity with the contact metallization. Extending the
device operation beyond its operating temperature limit
leads to the degradation of performance and eventual cata-
40 strophic failure in a very short time. In the absence of
alternative devices that can operate at higher temperatures,
various cooling strategies have been deployed, which
extends sensor operation to —350° C. However, by applying
this strategy new challenges are introduced. For example,
45 water cooling can compromise signal integrity, since it
couples externally sourced cold temperature and the turbu-
lence generated by the flowing coolant with the temperature
of the test environment to distort the actual reading. Alter-
natively, the pressure sensors are recessed a few inches to
50 feet away to a lower temperature location via an infinite
tube. The disadvantages of this strategy include the intro-
duction of propagation delays of the pressure waves to the
sensor. Considering that the infinite tube is essentially an
acoustic filter, the attenuation of critical thermos-acoustic
55 frequencies that are responsible for the instabilities could be
missed, thus making it difficult to detect and mitigate such
instabilities that might damage engine components. The
bulkiness that is typically associated with the water- or
gas-cooled sensors makes it difficult to be inserted deeper
60 into the environment.
Semiconductor metallizations are typically divided into
four functional categories: ohmic contacts, diffusion barrier,
interconnect, and bond pad. Conventionally, the appropriate
metallization that posseses one of the above functional
65 attributes is applied in the course of device implementation.
For the ohmic contact, low specific contact resistance (SCR)
on both the n- and p-type semiconductor are highly desirable
US 10,056,259 B1
7
in order to minimize junction power losses and excessive
heating. Also, lowering the SCR ensures optimal output in
semiconductor based sensors. The diffusion barrier metalli-
zation should be capable of preventing the migration of gold
(Au) and oxygen (0) or other elements that are deleterious
to the integrity of the ohmic contacts. With regard to the
interconnect, one crucial attribute is to have low resistivity
in order to minimize line power loss over long distances. The
ohmic contact characteristic of a metal is driven largely by
its work function, assuming the absence of Fermi level
pinning surface states. The process of sequential formation
of ohmic contacts on both semiconductor conductivities
results in higher production costs, longer processing time,
and fabrication complexity that could reduce yield.
The innovation is now described with reference to the
drawings, wherein like reference numerals are used to refer
to like elements throughout. In the following description, for
purposes of explanation, numerous specific details are set
forth in order to provide a thorough understanding of the
subject innovation. It may be evident, however, that the
innovation can be practiced without these specific details.
Wide-bandgap materials generally offer nearly ideal prop-
erties for fast, hot, high-power electronics. They have attrac-
tive properties but have high melting points that are greater
than that of silicon and gallium arsenide, and they have
taken the semiconductor industry the longest to understand
and produce commercially. They have benefitted from much
of the development in silicon electronics, but silicon-based
products are much less expensive to manufacture. Therefore,
wide-bandgap electronics have to compete in those niches
where silicon and other solutions are inferior.
The innovation discloses a dual ohmic contact metalliza-
tion scheme that can enhance the performance of semicon-
ductor SiC sensors and electronics for the purpose of
improved safety, efficient operation, and reduction of costs
associated with premature equipment down time, future
aero-engines, manufacturing processes, and environmental
monitoring. These applications are commonly characterized
by temperatures greater than 600° C. which require more
proximal insertion of sensors and electronics. For example,
combustion chambers of jet engines and rocket engines
operate at temperatures at and above 1000° C. The proximal
insertion of these devices in the high temperature sections
could provide real time monitoring of changes that are
occurring, thereby allowing for a faster decision making
process to mitigate events that are predetermined to be
undesirable and could lead to a catastrophic result if not
sufficiently controlled.
The innovation discloses generation and implementation
of a simultaneous electrical ohmic contact to n- and p-type
silicon carbide (SiC) semiconductor material. In accordance
with aspects, such ohmic contact metallization can be ther-
mally stable at extreme temperatures, e.g., beyond 600° C.
The supporting theory is based on the use of a combination
of material work functions as a basis for non-discriminatory
charge transport across the metallurgical junction of the
metal and the semiconductor.
Generally, in the absence of Fermi level pinning, ohmic
contact formation is favored when a metal or metal com-
pound having a work function that is lower than the work
function (or electron affinity) of the n-doped (donor-type)
semiconductor is deposited on such semiconductor. How-
ever, when such metal or metal compound is deposited on
the p-doped (acceptor-type) semiconductor with a greater
work function, a rectification occurs. Conversely, a metal or
metal compound with a work function greater than the work
function of a p-doped semiconductor favors an ohmic con-
8
tact formation, but would rectify on the n-doped layer. It will
be understood that a "work function" refers to the minimum
energy (e.g., electron volts) needed to remove an electron
from a solid to a point immediately outside the solid surface.
5 In other words, a "work function" can refer to the energy
required to move an electron from the Fermi level into
vacuum.
Based on the above brief theoretical description of metal-
semiconductor charge transport on which this innovation is
io based, it is desired to simultaneously form ohmic contact on
both n-type and p-type SiC. By a careful selection of the
appropriate combination of metal carbides/silicides with
work functions greater than the work function of p-type SiC
and another combination metal carbides/silicides with work
15 functions less than the work function of n-type SiC, and then
mixing both combination together, simultaneous ohmic con-
tacts on both n- and p-type surfaces can be favored.
Work functions of metal carbides and silicides can be
employed to identify materials that theoretically support the
20 concept of simultaneous forming ohmic contact on both n-
and p-type SiC. One such combination of metals that was
selected for the proof of concept is a mixture of Tungsten
(W) and Nickel (Ni), which when annealed (i.e., heated) on
SiC would form metal compounds of tungsten carbide,
25 tungsten silicide, and nickel silicide. It is stated in the
literature that the work function of tungsten carbide ranges
between 5 and 6.3 eV while the work function of tungsten
silicide varies from 4.3 to 5.2 eV. The work function of
nickel silicide is between 4.5 and 4.93 eV.
30 As a further observation, tungsten silicide is being
observed alongside tungsten carbide and nickel silicide as
reaction products. The presence of high tungsten silicide is
being observed at the silicon carbide interface, which could
be playing a significant role in the formation of the dual
35 ohmic contact.
While WNi aspects are described in detail, it is to be
understood that other metal silicides and carbides can be
employed in alternative aspects of the innovation. FIG. 25
illustrates an example table of metal silicides and carbides
4o having work functions that may satisfy the work function
characteristics and rules as described herein. These example
metal silicides and carbides are to be included within the
scope of this disclosure and claims appended hereto.
For n-type SiC, the work function is about 4.75 eV while
45 the work function of p-type SiC is about 4.85 eV. Therefore,
ohmic contact is favored when variations of nickel silicide
with work functions less than that of n-type SiC are used. On
the other hand, ohmic contact on p-type SiC is favored when
the work functions of variations of tungsten carbide is
50 greater than that of the p-type SiC. The above theory was
validated and reproduced by using a combination of tung-
sten and nickel as described in greater detail.
As illustrated and described in detail infra, test data
confirms that simultaneous ohmic contact can be formed on
55 n-type and p-type 4H-SiC. For the n-type, ohmic contact
was demonstrated for doping level starting from 1.4x1019
CM
 
-3 and higher. For the p-type, ohmic contact was dem-
onstrated for doping levels greater than 2x1019 CM 3. It will
be appreciated that lower doping levels can be employed in
6o alternative aspects.
The following discussion performs a characterization of
selected thin films for the purpose of developing enhanced
electrical contacts (ohmic contacts) to SiC. The discussion
references characteristics of different materials in order to
65 suggest which ones would be suitable for the desired solu-
tion. These characterizations include deposition uniformity,
deposition rate, film composition, stress analysis, electrical
US 10,056,259 B1
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analysis (pre- & post RTA), and several other analytical
processes. It will be appreciated that these characteristics are
important in creating a stable contact. Using this informa-
tion, development can begin regarding the metallization that
can establish an enhanced ohmic contact that can survive
and be stable at temperatures of about 1000° C.
The innovation can be used to develop a new ohmic
contact metallization that would enable semiconductor func-
tionality at about 1000° C. Essentially, as will be understood
upon a review of the discussion that follows, the innovation
can characterize a new high temperature metallization
scheme, demonstrate ohmic contact to n- and p-type SiC,
and demonstrate a thermally stable ohmic contact to SiC.
The findings can be implemented into enhanced devices
such as sensors or the like.
W Ni Experiments (Patterning, Annealing, & Electrical
Analysis)
In order to test the metallization electrical characteristics,
several processes were performed. The tests employed three
different WNi compositions, W90Ni10, W75Ni25, and
`'V50Ni50. They would be tested using four samples each
with different doping levels. W75Ni25 would be done first
and its samples would be labeled N5, N6, P5, and P6.
W90Ni10 would be done second and its samples would be
labeled N7, N8, P7, and P8. W50Ni50 would be done third
and its samples would be labeled N9, NX, P9, and PX.
The odd-numbered n-type samples were of the doping
level >2x1019 cm-'. The even-numbered n-type samples
were of the doping level 1.4x1019 CM-3 . The odd-numbered
p-type samples were of the doping level >2x1019 CM-3 . And
the even-numbered p-type samples were of the doping level
1.6x1019 CM-3 . The steps in the process would include
Photolithography with photoresist (PR), Aluminum (Al)
deposition, Al/PR liftoff, WNi deposition, and WNi/Al lift-
off. After performing all of these steps, next is to test the
initial (pre-annealed) contact. Thereafter, each sample was
diced into quarters and select quarters underwent an anneal-
ing process after which they were again tested electrically.
The photolithography process was completed using the deep
reactive ion etching test mask and AZ5214E photoresist.
After the PR was patterned, using the Telemark E-Beam,
5000 A of Al were deposited onto each sample. Immediately
following the cool down, the samples were unloaded and
placed in an Acetone and Isopropanol bath to liftoff the PR
and the Al deposited on top of it to reveal the reversed image
of the desired pattern.
The samples were then placed into a two chamber Lesker
sputtering system and received 1000 A of WNi according to
which composition they were assigned. Each sample was
given a 200 A Si Cap. After the deposition and the appro-
priate cool down time, the samples were placed in a bath of
hot phosphoric acid at 50° C. This process lifts off the Al and
the WNi/Si on top to leave the desired test pattern of
WNi/Si. After liftoff the samples were evaluated by taking
I-V characteristic measurements. Thereafter, a layer of PR
was placed on each sample to protect the surface during
dicing.
The samples were taken and diced into quarters at which
point one quarter of each sample was annealed at 1000° C.
for 5 sec under vacuum with a pressure of 239 mTorr, after
which I-V characteristic measurements were again taken.
After these measurements were taken and compared, the
samples that displayed an ohmic contact (N5, N6, N7, N8,
N9, NX, P5, P7, P9) went back into the RTA for an aging
process to test the durability of each sample. They were
annealed for 60 minutes at 900° C. under Ar with a flow rate
of twice the normal rate. After each of these steps, the
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samples were taken and analyzed. The comparative graphs
for each sample (N5, N6, N7, N8, N9, NX, P5, P7, P9) and
their three different measurements are displayed in the
results section of FIGS. 11A, 12A, 13A, 14A, 15A, 16A,
5 17A, 18A, and 19A respectively.
Re-Annealing Experiment
When viewing the results of the anneal and realizing that
the lowest doped p-type samples were not ohmic, it was
decided to do the same annealing run again on those three
io samples (P6, P8, & PX) to determine if perhaps the reaction
was not complete yet and if 5 more seconds would positively
alter the results. For P6 and P8 the cut in voltage was
decreased slightly after re-annealing. However for PX the
re-anneal only hindered the contact.
15 Argon Annealing Experiment
After reviewing the results of the initial annealing test,
one quarter from P6, P8, and PX were then annealed for 5
seconds at 1000° C. under Ar. This was done to attempt to
make an ohmic contact to the lower doped p-type sample
20 that in the last test was not ohmic. This proved to be an
unfruitful experiment, as the electrical tests revealed that
after annealing with Ar, not even the cut in voltage on the
rectifying curve was decreased.
1200° C. Annealing Experiment
25 After reviewing the results of the Argon anneal, it was
decided to again take a sample from P6, P8, and PX and
anneal at 1200° C. for 5 sec under vacuum. This was done
at a pressure of 239 mTorr. This was also not a fruitful
experiment other than realizing that neither annealing in Ar
30 or at 1200° C. in vacuum will aid in making the lower doped
p-type samples ohmic. Graphs comparing the results as
deposited, initial anneal, re-anneal, Ar anneal, & 1200° C.
anneal electrical measurements are displayed in the results
section of FIGS. 20A, 21A and 22A.
35 N5 (FIG. 11A) was doped at >2x1019 CM -3 n-type and has
W50Ni50 (1000 A) and a Si cap (200 A). It was first annealed
for 5 seconds at 1000° C. and then for 60 minutes at 900° C.
N6 (FIG. 12A) was doped at 1.4x1019 CM -3 n-type and has
W50Ni50 (1000 A) and a Si cap (200 A). It was first annealed
40 for 5 seconds at 1000° C. and then for 60 minutes at 900° C.
Both n-type samples from the W75Ni25 composition turned
out to be ohmic only after annealing but showed signs of
stability after 60 min at 900° C.
P5 (FIG. 13A) was doped at >2x1019 CM  -3 p-type and has
45 W50Ni50 (1000 A) and a Si cap (200 A). It was first annealed
for 5 seconds at 1000° C. and then for 60 minutes at 900° C.
N7 (FIG. 14A) was doped at >2x1019 CM -3 n-type and has
W90Ni10 (1000 A) and a Si cap (200 A). It was first annealed
for 5 seconds at 1000° C. and then for 60 minutes at 900° C.
5o The p-type sample although ohmic after the first anneal
increased in resistance after the second anneal. The n-sample
for W90Ni10 lost its ohmic contact completely.
N8 (FIG. 15A) was doped at 1.4x1019 CM -3 n-type and P7
(FIG. 14) was doped at >2x1019 CM -3 p-type. They both
55 have W90Ni10 (1000 A) and a Si cap (200 A). It was first
annealed for 5 seconds at 1000° C. and then for 60 minutes
at 900° C. N8 shows similar results to N7 in that it was
initially going ohmic but after 60 minutes at 900° C. the
contact became rectifying. P7 however retained its ohmic
60 contact but only slightly. In all three W90Ni10 cases the
resistance began to rise during the 60 minute Anneal at 900°
C.
N9 (FIG. 17A) was doped at>2x1019 CM -3 n-type and NX
(FIG. 18) was doped at 1.4x1019 CM -3 n-type. They both
65 have W50Ni50 (1000 A) and a Si cap (200 A). It was first
annealed for 5 seconds at 1000° C. and then for 60 minutes
at 900° C. Both N9 and NX decreased significantly in
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resistance after the first anneal. However, after 60 minutes at
900° C. the contact appeared to begin to gain resistivity.
Although in comparison to other metallizations, W5,N151
changed the least after the second anneal/aging process.
P9 (FIG. 19A) was doped at>2x1019 cm-' p-type and has
a film containing W50Ni50 (1000 A) and a Si cap (200 A). It
was first annealed for 5 seconds at 1000° C. and then for 60
minutes at 900° C. While remaining ohmic throughout all
steps, the resistance values decreased significantly after the
first anneal and then increased back past the pre-anneal
resistance after the second anneal/aging process. FIG. 20A
illustrates the results from sample P6 after several different
annealing attempts. It turned out that none of the annealing
methods attempted could make an ohmic contact to this
lower doped p-type sample with the W15Ni25 metallization
scheme deposited. Several of our attempts ended with the
cut in voltage increasing which was the opposite desired
effect.
PS (W90Ni10 Metallization) (FIG. 21A) and PX (W5,N151
Metallization) (FIG. 22A) are very similar to that of P6. No
ohmic contacts were demonstrated on these the lowest
doped p-type samples. In all three cases the 1000° C. Argon
anneal and the 1200° C. vacuum anneal proved to be very
ineffective in that they only increased the cut in voltage.
However, through the auger analysis, it was anticipated to
establish some possible answers to these issues. The only
other question to arise was why the re-anneal lowered the cut
in voltage on W75Ni25 and W90Ni10, but not W50N150.
However, this does not matter too much because they were
still not ohmic.
FIGS. 23A-23C illustrate a chart that summarizes one
important aspect of the innovation directed to the new
contact metallization scheme of WNi. The ohmic contact
analysis at various points throughout the process is a main
focus of the specification. The pre-anneal instance shows the
contact formed by having WNi at the SiC interface. After
annealing, the contact is dependent on the newly formed
compounds of Tungsten Carbide and Nickel Silicide. After
the aging process, it is dependent upon the stability of the
compounds formed and whether they will continue to
change structure or remain Tungsten Carbide and Nickel
Silicide. These results are very pleasing especially in the
cases of W15Ni25 and W50Ni50. As shown, it is to be
understood that both of these compositions are stable at least
unto 60 minutes of exposure to a temperature of 900° C. It
will be appreciated that, this data alone can be used to
support that this new contact metallization is stable enough
to use in several applications.
As illustrated and described in detail supra, it is a good
indication that because of the high stress in the W,ONi301 it
will not make the desired optimum stable contact. However,
it was not taken up to temperature and it cannot be stated for
sure what an annealed sample will measure.
The stress in the W would have been acceptable, but as
previously stated, W (100 at. %) makes an ohmic contact
with p-type and not n-type. After further testing of W Ni
alloys, it is shown that a good, stable contact has been
established. Some results have displayed just what was
expected while others have not at this stage. Although more
research would be done, the overall result, in terms of
proving the concept of dual ohmic contact was successful.
With all of this said and the data presented, it is clear that
innovation describes development of a metallization out of
the ordinary. More particularly, the innovation demonstrates
an ohmic contact to both n- and p-type Silicon Carbide.
Though the doping level for the p-type needs to be relatively
high, most conventional devices have their p-type epi-layer
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doped at 1x1020 CM -3 or higher. The findings illustrate that
the new metallization can be implemented into most
devices. Essentially, the innovation discloses development
of a contact that is ohmic that can survive, and be stable on
5 both n- and p-type SiC at temperatures nearing 1000° C.
It will be appreciated that the innovation can be practiced
in contacts to lower doped p-type samples as well as lower
doped n-type samples. Additionally, other aspects employ
different W Ni alloys, most likely ones with higher Ni
io concentration levels, because of the reactions desired with
the SiC, and possibly some other alloys after extensive
literature searches. The testing will include all of the same
processing as has been set forth in detail throughout this
specification.
15 In summary, in accordance with the innovation, it is
possible to use a single metallization scheme to form ohmic
contact on n- and p-type SiC, particularly in bi-polar devices
where traditional approaches require utilization of different
contact metallization that is exclusive of the doping. Tradi-
20 tional schemes are characterized by sequences of fabrication
process steps that are time consuming and costly. Addition-
ally, these traditional schemes do not support device opera-
tion as temperature increases beyond 600° C.
In accordance with aspects of the innovation, because of
25 the ability to deposit a non-discriminatory ohmic contact
metallization on both n- and p-type SiC, ion implantation
and subsequent high temperature (>1100° C.) implant
anneal need not be performed. It is known that conventional
ohmic contact schemes employ ion implantation and high
30 temperature implant annealing to activate the dopants,
which tend to damage the layer. As evinced below, test data
also shows that the non-discriminatory contact metallization
on n- and p-type SiC have been tested and found stable after
soaking at 1000° C. in argon for approximately 4 hours
35 minutes.
Among others, the innovation can be employed in many
scenarios including, but not limited to high temperature
sensors and electronics (e.g., in excess of 600° C.) as well as
high power devices. Additionally, the innovation can be
40 employed in low-power transistors for temperatures above
300° C.
The specification describes advancements in technologies
related to gas sensors, physical sensors, and silicon carbide
(SiC) technology generally. In particular, the specification
45 describes SiC as a material for advanced semiconductor
electronic device applications. One advantage of this tech-
nology is that SiC electronics and sensors are capable of
withstanding very hostile environments up to and exceeding
600° C. It will be appreciated that this is an advancement
5o because most silicon (Si) based devices are limited to 350°
C. maximum.
With the use of SiC, electronics will be more capable in
terms of operating at higher temperatures, higher power, and
even in high radiation conditions. These electronic devices
55 could reach a large variety of areas including: aircraft,
automotive, communications, power, and spacecraft indus-
tries, among others. As SiC is grown in a much more
efficient way than conventionally possible, a dramatic
decrease in cost, which is the main issue with SiC, can be
6o realized.
For example, SiC-based sensors can be employed in many
environments and their capabilities can include detecting
hydrogen, hydrocarbons, nitrogen oxides, carbon monoxide,
oxygen, carbon dioxide, etc. Clearly these capabilities offer
65 a wide spectrum of application for an improved sensor
technology. In other aspects, the innovation can be
employed in the development of harsh environment physical
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sensors and technologies for safer aircraft and spacecraft.
For example, research areas in these physical sensors
include novel thin film sensors, advanced embedded sensors,
and MEMS (Micro Electro-Mechanical Systems) radiation
detectors, among others.
Conventional devices, however, are constrained in their
ability due to the 600° C. limit. For at least this reason, the
innovation discloses research in developing even higher
temperature contacts (ohmic contacts) in these devices. It
will be appreciated that devices capable of withstanding
temperatures of about 1000° C. would have much more wide
variety of application. For instance, pressure sensors in jet
engines could be closer to the engines, thereby removing the
delay in readings that occurs from sensing at a distance.
Closer sensing would offer more reliable readings and faster
response times. One factor of creating high temperature
devices is creating a reliable and stable ohmic contact at the
SiC interface. In accordance with the innovation, this is done
with a variety of metallization schemes. The innovation can
provide a stable ohmic contact at temperatures around 1000°
C.
It will be understood that SiC is available in two doped
types, n-type and p-type. Further, those skilled in the art will
appreciate that, conventionally, a material that makes an
ohmic contact with n-type will not make an ohmic contact
with p-type and vice versa. An ohmic contact is defined as
a metal-semiconductor contact that has a negligible contact
resistance relative to the bulk or spreading resistance for the
semiconductor. The innovation discloses a contact metalli-
zation that establishes a low resistance, thermally stable,
ohmic contact on both n- and p-type SiC. In other words, the
innovation discloses a simultaneous formation of electrical
ohmic contacts to SiC semiconductor having donor and
acceptor impurities (n- and p-type doping).
Additional Experimental Description
A novel tungsten-nickel ohmic contact metallization on
4H- and 6H-SiC capable of surviving temperatures as high
as 900° C. is reported. Preliminary results revealed the
following: i) ohmic contact on n-type 4H-SiC having net
doping levels, Nd, of 1.4 and 2x1019 cm-', with specific
contact resistance p,,,, of 7.69x10-4 and 5.81 x10-4 Q_cm2,
respectively, after rapid thermal annealing (RTA), and 5.9x
10-3 and 2.51x10-4 Q_cm2, respectively, after subsequent
soak at 900° C. for 1 hr in argon, ii) ohmic contact on n- and
p-type 6H-SiC having Nd>2x1019 CM-3 and Na>1x1020
CM-3, 
with p,,,d 5x10-5 and p,,,,=2x10-4 Q_cm2, respec-
tively, after RTA, and p,,,d 2.5x10-5 and p,,,,=1.5x10-4
Q_cm2 after subsequent treatment at 900° C. for 1 hr in
argon, respectively.
Silicon carbide (SiC) sensors and electronics have been
demonstrated to operate at 600° C. and 500° C., respectively.
However, the need to instrument engines at higher tempera-
tures demands more robust and reliable devices. A major
impediment to such an objective is the non existence of an
ohmic contact metallization scheme to SiC that can operate
reliably for prolonged time periods at temperatures higher
than 600° C. Rastegaeva et al. studied a W/6H-SiC (n-type)
scheme up to 677° C. and reported ohmic contact, with
specific contact resistivity, ps, of between 2x10-3 and
7x10-4 SZcm2.
However, time dependent evaluation was not performed
to determine the long-term stability of the contacts. A report
by Marinova used X-ray photoelectron spectroscopy (XPS)
to investigate the interface chemistry and measured electri-
cal contact characteristics of separate Ni based metallization
on n-doped 6H- (N,, 1-L8x10" CM-3 ) and 4H-SiC
(Nd 1019 CM-3 ) after annealing at 950° C. in nitrogen
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ambient. They showed that ohmic contact was formed after
annealing and remained relatively stable after aging in
nitrogen ambient for 100 hrs at 500° C. Kakanakova-
Georgieva reported annealed WN/4H-SiC up to 1200° C.
5 and used XPS to study the interface chemistry. The forma-
tion of W2C and W5Si3 was reported, with the contacts
becoming rectifying. In the work reported by Liu et al.,
Ni/W metallization was sequentially deposited on p-type
4H- and 6H-SiC (N,-10'9 CM-3) epilayers.
10 The ps values obtained are in relative agreement with
those reported in this letter. In addition, the authors aged one
of the samples (polytype not reported) in vacuum for 300
hours at 600° C. and showed slight decrease in ps.
This letter presents the preliminary results of the inves-
15 tigation of W50:Ni50 alloy metallization, with the primary
goal of demonstrating a simultaneous ohmic contact to both
n- and p-type 4H- and 6H-SiC, in addition to achieving
stability at 900° C. Ohmic contact to p-type epilayers is
traditionally enhanced by ion implantation by creating a
20 degenerately doped layer. However, this process is known to
be costly and time consuming. It also induces damage to the
lattice and implant activation is sometimes incomplete, thus
resulting in ohmic contact degradation.
Tungsten-Nickel (W50:Ni50 at. %) alloy contacts were
25 fabricated on commercially grown 2µm thick homo-epi-
taxial 4H- and 6H-SiC epilayers of n- and p-type conduc-
tivities on high resistivity (3-11 Q-cm) p-type substrates. For
the n-type 4H- and 6H-SiC and p-type 6H-SiC, the common
transfer length method (TLM) test structure was used to
30 evaluate the contacts fabricated on the epilayer mesas. For
the p-type 4H-SiC (Na>2x1019 and Na 1.6x1019 CM-3), the
metallization was fabricated directly on the epilayers with-
out TLM structures to allow for only the qualitative evalu-
ation of the I-V characteristics. In all cases, irrespective of
35 the epilayer resistivity, the p-type substrates used always had
a much higher resistivity than the epilayer in order to
minimize substrate leakage current paths that could skew the
results. The epilayer impurity concentrations were as
reported by the SiC wafer vendor. The TLM structure
40 consisted of 5 rectangular contact pads. Each sample set has
three TLM subsets, with each subset having rectangular
dimensions/(edge-to-edge distances) of 100x40 µm2/(35,
70, 105, and 140 µm), 100x45 µm2/(30, 60, 90, and 120 µm),
and 100x50 µm2/(25, 50, 75, and 100 µm). The TLM
45 isolation mesas were patterned with a parallel-plate reactive
ion etcher using SF, and Ar chemistry and an Al mask. The
samples were solvent cleaned, immersed in equal volume of
H2O2:H2SO4 solution for 15 minutes, HE for 1 minute, and
followed by wet oxidation at 1000° C. to obtain an oxide
50 layer of approximately 2000 A. Contact vias were etched
into the oxide to expose the SiC epilayer. The contact metal
was then deposited from a tungsten-nickel (W50:Ni50 at. %)
alloy target, patterned and etched to form the desired elec-
trical contact to the SiC epilayers. The contact metal evalu-
55 ated consisted of sputter deposited 100 mn film, followed by
a 20 mn Si capping layer to prevent premature oxidation of
the alloy. The samples were annealed in a Rapid Thermal
Annealer (RTA) at 1000° C. for 5 sec, at a pressure of 210
mTorr, after initial argon purge. A series of current-voltage
60 (I-V) and ps measurements were conducted on each TLM
subset as-deposited, after RTA, and after aging over time at
900° C. in Ar ambient. Only I-V measurements were per-
formed on non-TLM samples.
Results and Discussion
65 The summary results of the specific contact resistance
measurements and the I-V characteristics are shown in Table
1 (Qualitative and Quantitative Electrical Characteristics of
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W50:Ni50 Metallization on N- and P-Type 4H- and 6H-SiC
After Various Process Steps). Ohmic contact was achieved
after RTA in all the subsets, except one sample set, for all the
metallization runs. The A values reported were obtained by
averaging across the three TLM subsets from each sample.
The P, values for the highly doped n-type 4H-SiC (>2x1019
CM-3 ) and 6H-SiC (>2x1019 CM-3) samples improved sig-
nificantly after the RTA processes, and remained relatively
unchanged after subsequent thermal treatment at 900° C. for
1 hr in argon ambient.
TABLE I
Polytype/Doping
Level (CM-3 ) As Deposited Post-RTA Post 900° C., 60 min.
4Hn/>2 x 1019 1.7 x 10-1 5.81 x 10-4 2.51 x 10-4
4Hn/1.4 x 1019 1.6 x 10 z 7.69 x 10-4 5.9 x 103
4Hp/>2 x 1019 Ohmic Ohmic Ohmic
4Hp/1.6 x 1019 Ohmic Rectifying Rectifying
6Hn/>2 x 1019 Rectifying 5 x 10-5 2.5 x 10-5
6Hp/>l x 1020 5 x 103 2 x 10-4 1.5 x 10-4
Results obtained on the p-type 6H-SiC epilayers also
showed improved ps after 900° C. soak for 1 hr. For the two
p-type non-TLM 4H-SiC epilayer samples, ohmic contact
was achieved on the less doped (Na 1.6x1019 CM-3) in
as-deposited condition, but became rectifying after RTA and
thereafter. However, the heavily doped sample (Na>2x1019
CM-3) exhibited ohmic characteristics throughout, as shown
in the I-V plot of FIG. 1. In these cases, the absence of TLM
structures precluded quantification of ps. The observed ps
increase on the lesser doped n-type 4H-SiC, and the decrease
in the I-V slope of the p-type 4H-SiC after the 900° C. soaks
are currently not understood. Fermi level pinning effect
could only be speculated.
The W50:Ni50 alloy, upon annealing, appeared to exhibit
a pseudo amphoteric ohmic contact behavior by virtue of its
simultaneous ohmic contact formation on both n- and p-type
SiC. It is not yet clear if this behavior could be attributed to
enhanced field-emission. A report by Pelletier found the
Fermi energy (FE) level to be approximately 0.29 eV above
the valence band for p-type 6H-SiC having doping level of
about 1x1019 CM  -3.
Also, using the effective hole mass of 1.2m, for p-type
4H-SiC (mo 1.67x10-27 kg) from a report by Raynaud, the
FE corresponding to Na>2x1019 CM-3 was approximately
0.31 eV above the valence band. These values would suggest
non-degenerate doping levels in p-type 6H- and 4H-SiC,
respectively. The work functions (WE) of WxCy compounds
have been reported to be between 4.9 and 6.3 eV, which are
greater than the WE of p-type 6H-SiC doped >2x1019 CM  -3
that was reported to be about 4.85 eV. This would in
principle satisfy the basic condition for WxCy to form ohmic
contact to p-type 6H-SiC, assuming the absence of interface
charge pinning. Based on these arguments, it would appear
that a combination of enhanced tunneling and thermionic-
emission charge transport mechanisms co-exist. Conversely,
nickel silicide compounds, such as reported in literature,
form ohmic contacts to n-type SiC. Auger Electron Spec-
troscopy (AES) analyses described in detail below indicate
the existence of a WxCy NixSiy composite matrix at the SiC
interface after RTA. Although yet to be fully understood, the
presence of WxCy and NixSiy mixtures at the n- or p-type SiC
interface appears to satisfy the condition for pseudo ampho-
teric ohmic contact. The formation of simultaneous ohmic
contact to n- and p-type SiC would have a significant impact
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in terms of reducing the cost and process time associated
with the fabrication of SiC based bi-polar devices.
The AES depth profile of the as-deposited metallization is
shown in FIG. 26A. After RTA at 1000° C. for 5 seconds at
5 210 mTorr evacuated argon, the AES depth profile shown in
FIG. 2B indicates that the nickel in the alloy had reacted
with both the top surface Si layer and the SiC substrate to
form NixSiy, thus freeing the carbon which reacts with
tungsten. It is possible that WxSi,_x was also present,
to although the thermodynamics favor NiSi and WC formation
at 1000° C. temperature. It should be noted, however, that
other analytical methods would be required to more specifi-
cally identify the carbide and silicide phases that are present
at the SiC interface. The Auger depth profile after the 900°
15 C. soak for 1 hr (FIG. 26C) did not show any appreciable
changes from the sample analyzed after RTA.
The preliminary results of W50:Ni50 contact metalliza-
tion demonstrate ohmic contact to highly doped n- and
p-type 4H- and 6H-SiC with contact resistivities shown to be
20 stable even after thermal soak at 900° C. for 1 hr. An
important aspect of these results was the observed pseudo-
amphoteric ohmic contact behavior of this metallization
scheme. The fundamental semiconductor physics to explain
this behavior is currently being studied and would form the
25 subject of future publication.
The concept of Phase Segregation Anneal (PSA) of co-
sputtered Pt Ti metallization was investigated as a method
for realizing SOC on p-type and n-4H-SiC with comparably
low specific contact resistance (SCR) and minimizing the
3o need for ion implantation. The PSA is defined as the reaction
between two or more compounds or elements such that the
stable products are fully or partially separated as a result of
the eutectic-liquids-eutectic transitioning of at least one of
the products. The products so formed would have unique
35 electronic properties. The desired electronic properties of
the products in this invention would have high and low WFs
so that it can form ohmic contacts simultaneously on p- and
n-type 4H-SiC. The choice of co-sputtered Pt Ti as a poten-
tial candidate for PSA is based on the understanding of the
40 thermodynamic phases and electronic properties of the prod-
ucts formed during the reaction with SiC. It is conceptual-
ized that such reaction would produce silicides and carbides
having intrinsically disparate high and low WFs that are
fully or partially segregated on p- and n-type conductivity
45 surfaces, thereby permitting ohmic characteristics regardless
the conductivity of the 4H-SiC.
It is recognized that the SOC must have low SCR values
that are comparable to values obtained in Table II. A good
example is the recently reported demonstration of W:Ni
5o alloy based SOC on n- and p-type 4H-SiC in which SCR
values in the 10-6 ohm-cm2 range without the need for ion
implantation were achieved. Although the robustness of the
W:Ni-based SOC scheme has been demonstrated at high
temperature for short duration, its durability during extended
55 use without a diffusion barrier against An and oxygen is
under investigation.
TABLE II
60 Examples of known reports of simtiltaneous ohmic
contacts to 4H-SC by several groups
pP-7ype P-Type/ gi_7ype N-Type/
Metallization (Q em') Conc. (cm-') (Q em') Conc. (cm-')
TiC 2 x 10-5 >1o20 5 x 10-6 1.3 x 1019
65 Ni 10-4 1021 (implant) 10-6 10-19
TiW 4 x 10-5 >1020 (implant) 4 x 10-5 1.3 x 1019
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TABLE II-continued
Examples of known reports of simtiltaneous ohmic
contacts to 4H-SC by several groups
Metallization
pP_zyP'
(Q cm2)
P-Type/
Cone. (cm-3)
P'-Type
(Q cm2)
N-Type/
Cone. (CM 3)
AI/Ti/Ni 2 x 103 4.5 x 10" 2 x 10-4 1019
Al/Ni -10-4 7.2 x loll -10-4 1.3 x 1019
Ni/AI 4 x 10-4 7.2 x 10 1.3 x 10-4 1.3 x 1019
W:Ni 10-4 >1020 10-4 >2 x 1019
Si/AI/Ti 10-4 2.4 x 1019 -10-6 2.6 x 1019
Ti/N 103 1020 (implant) 2 x 10-6 1020 (implant)
Ni 103 1020 (implant) -10-4 3 x 1020
AI/Ti/Ni -10-5 2 x 1019 10-5 1019
W:Ni -10-6 2 x 1019 10-6 1020
The advantage of the Pt:Ti scheme over the W:Ni is that
it has been shown to exhibit additional function of a diffu-
sion barrier against An and oxygen. This paves the way for
the development of a single conductor scheme that possesses
the combined attributes of enabling SOC and diffusion
barrier on 4H-SiC.
Without being bound by theory, the theoretical concept of
PSA is proposed, whereby the Pt:Ti/SiC reaction in eutectic-
liquidus-eutectic phase transitions would result in the for-
mation and segregation of stable Pt, Ti silicides and Ti
carbide phases having high and low WFs. This would be
facilitated by the formation of Pt-silicide at lower tempera-
ture, followed by Ti-silicide and carbide at higher tempera-
ture, just as the platinum silicide transitions into the liquidus
phase. The formation of the silicide and carbide products
having the desired WE attributes are dictated by their
enthalpies of formation in a PtTi/SiC reaction complex. It is
understood from the enthalpies of formation of the products
in the PtTi/SiC reaction complex that Pt silicide forms at a
lower temperature relative to Ti silicide or Ti carbide.
Therefore, with the appropriate Pt:Ti compositional ratio as
determined from the phase diagrams, it is possible to drive
the PtTi/SiC reaction at the temperature at which eutectic-
liquidus-eutectic phases of Pt silicide and solid phases of Ti
silicide and Ti carbide are formed and co-exist upon to
cooling down. From the binary Pt Si and Ti Si, and
ternary Ti SiC phase diagrams shown respectively in
FIGS. 27A and 27C, two possible cases of thermodynami-
cally stable phases at the PtTi/SiC reaction zone are likely
to exist.
Case 1: Condition for eutectic-liquidus phase transition
(Pt:Ti>0.5): In the case of high Pt atomic concentration
(approximately 23 and 39 at. % Si on the Pt Si and Ti Si
phase diagrams, respectively), Pt3Si is favored to first form
a eutectic phase at 830° C. The liquidus phase would form
with increasing temperature as the Ti5Si3 and TiC solid
binary phases emerge. The Ti reacts with what remains of
the Si and abundant C to form the corresponding silicide and
carbide. Thus, for a Pt:Ti composition ratio >0.5, the Pt:Ti/
SiC reaction may be expressed as:
3Pt+8Ti+4SiC=Pt3 Si+Ti5Si3+3TiC+C (1 a)
Case 2: Condition for eutectic-liquidus phase transition
(Pt:Ti<0.5): For lower Pt concentration (approximately 39
and 25 at. % Si on the Pt Si and Ti Si phase diagrams,
respectively), another eutectic platinum silicide phase, pre-
sumably, Pt2Si, appears at higher temperature (>983 Q. The
liquidus Pt2Si phase exists above that temperature, in con-
junction with the solid Ti3Si, TiC, and possibly silocarbide
phases. Therefore, in Case 2, the following reactions are
likely to occur:
2Pt+3 SiC+7Ti=Pt2Si+Ti3 Si+TiC+Ti3 SiC2 (1 b)
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4Pt+3 SiC+6Ti=2Pt2S i+Ti3 Si+3 TiC (lc)
Depending on the above possible reactions, the desired
outcome is to have the solid Ti silicide and carbide phases
fully or partially segregate from the liquidus Pt3Si or Pt2Si
5 phases and also have all the ohmic contact enabling reaction
products maintain intimate contact with the n- and p-type
4H-SiC surfaces. This proposed model is graphically illus-
trated in FIGS. 26A-26C in which Pt and Ti are co-sputtered
10 on both p- and n-type 4H-SiC conductivity regions and
annealed at the temperature that would promote phase
segregation via liquidus-eutectic phase transition. The WE
of the reaction products were obtained from published
results as follows: Pt2Si 5.17 eV, 28 Ti5Si3 3.71 eV, 29
15 TiC-4.71 eV, 30 and Ti3SiC2 5.07 eV.31-32 Therefore,
in the absence of Fermi level pinning, the above model
suggests that the PtTi/SiC reaction will result in products
that would promote SOC to the n- and p-type conductivity
regions of 4H-SiC.
20 FIGS. 26A-26C illustrate an example of the PSA model
according to the innovation. The model depicted in FIGS.
26A-26C show the liquidus-eutectic segregation of Pt-sili-
cides (dark circles) from the Ti-silicides and carbides (light
circles). The arrows pointing toward the circles are indica-
25 tive of the preferential path for the current flow on the basis
of Mott-Schottky ohmic contact theory.
FIGS. 29A-29D are representative plots of the total resis-
tance versus distance between contacts for p-type (FIG.
29A) and n-type (FIG. 29B) 4H-SiC epilayers having Pt80:
3o Ti20 at. % contacts annealed at 1000° C. for 10 seconds;
p-type (FIG. 29C) and n-type (FIG. 29D) 4H-SiC epilayers
having Pt30:Ti70 at. % contacts annealed at 1100° C. for 5
seconds.
FIG. 30 is the average specific contact resistance of pairs
35 of simultaneous ohmic contacts of the TLM structures to p-
and n-type 4H-SiC obtained by the PSA of co-sputtered
Pt80:T120 at. % metallization at SOC forming RTA tem-
peratures for 10 seconds in vacuum.
FIGS. 31A-31D are the Auger Electron Spectroscopy
40 (AES) depth profiles of co-sputtered Pt80:T120 contacts on
p-type (FIG. 31A) and n-type (FIG. 31B) 4H-SiC after RTA
at 1000° C. for 10 s. Differences in the reaction zone profiles
could be observed, as well as in the surface morphology seen
in the corresponding SEM image insets. Cross section
45 FESEM images of Pt80:T120 vacuum annealed at 1000° C.
for 10 seconds, showing intermixing of silicides and
coalesced binary Pt3Si at 4H-SiC growth terraces of the
p-type sample (FIG. 31C), and liquids-eutectic coalescence
ofbinary Pt3Si and segregated solidphases of TiC and Ti3Si
50 (FIG. 31D), all in contact with the n-type surface.
FIGS. 32A-32D show the AES depth profiles of co-
sputtered Pt30:Ti70 contact metallization on p-type (FIG.
32A) and n-type (FIG. 32B) 4H-SiC after vacuum RTA at
1100° C. for 5 s. Differences in the surface morphology
55 between the two contacts can be seen in the corresponding
insets FIGS. 32C-32D).
Pt:Ti as a Diffusion Barrier System
In addition to being a good candidate for SOC on n- and
p-type 4H-SiC that is realized by PSA, another motivation
60 for the use of Pt:Ti is the low resistivity of Pt/Ti binary
layers. The Pt/Ti binary layers have also been determined to
be effective in preventing the diffusion of An and 02 through
it. The diffusion barrier characteristics of deposited Pt/Ti
were previously studied extensively, particularly for appli-
65 cation in silicon technology. The inter-diffusion of Pt/Ti,
however, required an intermediary barrier layer such as TiN
to mitigate such mixing. In this invention, however, the
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functional benefits of intermixed Pt:Ti in a deliberately
controlled manner was investigated within the context of the
PSA model. While co-sputtered Pt:Ti had been used as a
base electrode during PZT deposition, extensive literature
search indicated that the ohmic contact characteristics on 5
SiC have not been previously investigated.
After the formation of the SOC on the n- and p-type
surface using the PSA method on the Pt80:T120 composi-
tional ratio, another 200 mu layer of Pt80:T120 was depos-
ited on it and patterned, and annealed at 700° C. for 30 io
minutes in argon ambient. This was followed by the depo-
sition and patterning of 1 micron An. At the various pat-
terning steps, aluminum layer was used as the contact mask
in the pattern etching of the underlying film. The Al was
subsequently stripped before the next deposition was per- 15
formed. It must be noted that the use of Al as the contact etch
mask would attract adventitious oxygen that is trapped
between layers as aluminum oxide.
FIG. 33 shows the AES depth profile and corresponding
cross section FIB-FESEM image of double layered Pt80: 20
Ti20 conductor. The first layer was annealed at 900° C. by
vacuum RTA to achieve PSA and form SOC on n- and p-type
4H-SiC, followed by another Pt80:T120 layer that was
further furnace annealed at 700° C. in argon, and, finally, a
sputtered 1 micron An capping layer, further furnace 25
annealed at 700° C. The smooth surface morphology of the
An capping layer can be seen in the scanning electron
microscope image in the insets. The presence of oxygen in
at the two interfaces was the result of using Al contact etch
mask for patterning, which leads to the formation of alumi- 30
num oxide.
FIG. 34 shows the AES depth profile and corresponding
cross section FIB-FESEM image of double layered Pt80:
Ti20 conductor. Following the process describe in FIG. 33,
the layer was heat treated at 800° C. in air for 15 minutes. 35
The first (PSA) and portion of the second Pt80:T120 layers
have now merged, the portion that forms the SOC on the
4H-SiC remains undisturbed. The 02 and Al are artefacts of
the fabrication process as described in FIG. 33. The surface
morphology of the An capping layer remains fairly smooth 40
as seen in the scanning electron microscope image in the
insets. The An migration was effectively stopped at the
Pt80:T120 diffusion barrier layer.
According to an aspect of the innovation, phase segrega-
tion annealing (PSA) of compositional Pt:Ti may be used in 45
a method of simultaneously forming ohmic contacts to n-
and p-type surfaces. In another aspect, the innovation pro-
vides co-sputtered Pt:Ti as a single conductor metallization
that posseses the combined attributes of low specific contact
resistance (SCR) simultaneous ohmic contacts to n- and 50
p-type 4H-SiC, acts as a diffusion barrier against An and O,
and low resistivity interconnect to enable reliable device
operation at high temperature (e.g., in excess of 600° C.). In
one embodiment, the single conductor alloy according to the
innoavtion may be utilized to reduce the fabrication process 55
costs, time, and complexity of 4H-SiC sensors and electron-
ics.
In one example according to the innovation, nitrogen-
doped (n-type, 2µm thick, Nd 1.7x1019 CM-3 ) and alumi-
num-doped (p-type, 0.5 µm thick, Na 1 x1020 CM-3 ) 4H-SiC 60
epitaxial layers were homoepitaxially grown separately by
chemical vapor deposition on the Si faces of basal (0001)-
plane, 8° off-axis 4H-SiC semi-insulating substrates. Alu-
minum (2 µm) was sputter deposited on each epilayer and
rectangular transfer length method (TLM) patterns were 65
photolithographically defined in the photoresist that was
spun on the Al. Wet etching of the Al in H3PO4 at 50° C. for
20
3 minutes was performed, followed by photoresist dissolu-
tion, then reactive ion etching of the exposed SiC epilayer
sections in a mixture of Argon (25 sccm) and SF, (15 sccm)
at 400 W and a base pressure of 25 mT, stopping at the
semi-insulating substrate. The residual Al mask was dis-
solved in hot H3PO4 and the samples were rinsed in de-
ionized (DI) water. A 500 nm thick quartz (Si02) was sputter
deposited on the samples, followed by standard lithography
and reactive ion etching (RIE) to pattern and etch vias in the
oxide, thus exposing the SiC contact regions on the TLM
structures.
Co-sputtering of a 300 nm film of Pt:Ti of 80:20 at. %
ratio was performed, followed by a capping layer of 20 mu
Pt to prevent premature oxidation. A 1µm Al was sputter
deposited for use as the etch mask. Photolithography was
applied to define and pattern the ohmic contacts in the Al
layer, followed by wet etching in H3PO4 at 50° C. for 2
minutes. The photoresist was then dissolved away in
acetone, followed by stripping away of the residual Al in
H3PO4 at 50° C. Annealing of the samples was performed by
rapid thermal process (RTP) in near vacuum at 1100° C. for
5 seconds to complete the ohmic contact formation on the n-
and p-type samples. For the second metallization, which was
to serve as the diffusion barrier and interconnect, another
layer of 300 nm layer of Pt:Ti of 80:20 at. % ratio was
co-sputtered, followed by the Pt (20 nm) and Al (2 µm)
depositions, photolithography, and etching processes desci-
bed earlier. Finally, RTP annealing was performed at near
vacuum and 800° C. for 10 seconds. This final process
provided second layer metallization traces to connect to the
first layer ohmic contact metallization, which allows for the
measurement of the interconnect resistivity between two
ohmic contacts. A second 500 mu quartz oxide layer was
deposited over the samples and the process of contact
pholithography and RIE etch described above was repeated
to open contact vias in the oxide, thus exposing the second
level metallization. For bond pad metallization, a 100 mu
layer of Pt:Ti of 80:20 at. % ratio was co-sputtered, followed
by 1µm An deposition. The bond pad was patterned in the
An and wet etching was performed in 10:9:1 volume ratio of
H2O:HC1:HNO3 at 40° C. for about 2 minutes. This was
followed by RIE to etch the Pt:Ti, and oxygen plasma
cleaning of the photoresist to recover the An surface. The
actual and illustrative structures obtained after above pro-
cesses are shown in FIGS. 35A-35B for the TLM structure,
diffusion barrier/burried interconnect, respectively.
Two separate characterizations were performed: measure-
ment of the diffusion of An and O through the contacts and
the measurement of the SCR and the resistivity of the second
metallization interconnect (buried between the two Si02
layers) after thermal soak. For the An and O diffusion study,
samples were intially furnace annealed in Ar at 700° C. for
30 minutes, followed by thermal soak in atmospheric oven
at 800° C. for 15 minutes. For the buried interconnect,
sub-sets of samples were separately thermally soaked at 700,
800, and 900° C. in pure 02 ambient for 60 minutes.
After the 30 minutes Ar anneal at 700° C. and 15 minutes
thermal soak at 800° C. in atmosphere, the SCR from the n-
and p-type 4H-SiC TLM structures having doping levels of
Nd 7x1018 CM-3 and Na 2x1020 CM-3 were 7x10-5 and
7.4x10-4 SZ-cm2, respectively. The Auger Electron Spectros-
copy (AES) depth profile and corresponding Field Emission
Scanning Electron Microscopy (FE-SEM) images of the
sample after the 700° C. anneal in Ar are shown in FIG. 33.
The top An bond pad layer did not show any significant
migration into the underlying co-sputtered Pt:Ti layers. The
observed 0 between An and the Pt:Ti was the result of Ti
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oxidation after the etching of the top oxide led to the
exposure to atmosphere of the underlying Pt Ti layer. The Al
observed at the broad interface between the two Pt Ti layers
was the residual Al contact mask that was used during the
etching of the first Pt:Ti layer. At the SiC interface is a 5
mixture of TiC and silicides of Pt and Ti that forms the
simultaneous ohmic contacts by PSA on the n- and p-con-
ductivity surfaces. The AES depth profile of the post-800° C.
treatment in air is shown in FIG. 34. A presumed small An
migration (if not AES tailing effect) into the Pt Ti diffusion io
barrier, but was effectively contained. The first Pt Ti (ohmic
contact) and the second PtTi (diffusion barrier) layers have
merged while the section of the ohmic contact layer on the
4H-SiC surface remaines intact. The residue O had shifted to
the SiC interface in the form of a conductive oxide and 15
intermixed with silicides of Pt and Ti. However, the mea-
sured SCR values remained unchanged. Compared to FIG.
33, the surface morphology of the An capping layer
remained relatively smooth as seen in the inset SEM images.
The resistivity of the buried Pt Ti interconnect after soak 20
at 700, 800, and 900° C. in O ambient for 1 hour was 93.85-,
93.85-, and 75-µQ-cm, respectively. The AES depth profiles
after the thermal soaks at the above three temperatures are
shown in FIGS. 36A-36C, respectively. The reaction zones
are at the PtTi/S'02 interfaces, and the prominent reaction 25
was between Ti and S'02 to form titanium oxide and its
silicide. This reaction resulted in the gradual depletion of
titanium within the PtTi layer as the temperature increased,
thereby making the interconnect more Pt rich. This increase
in Pt richness after 900° C. correlates well with the decrease 30
in the resistivity of the buried interconnect. For comparison,
the resistivity of Pt and Ti are 10.6 and 42 µQ-cm, respec-
tively. However, these metals in elemental forms are either
too reactive or have poor adhesion to be used for intercon-
nect metallization. 35
Thus, according to an aspect, the innovation provides a
the single conductor metallization of co-sputtered PtTi
80:20 at. % ratio having the combined attributes of enabling
simultaneous ohmic contacts to n- and p-type 4H-SiC, as a
diffusion barrier against An and O at high temperature, and 40
as a promising interconnect metallization. While the resis-
tivity of the interconnect conductor is single-digit times
higher than that of Ti and Pt at room temperature, it has a
potential application as a low power loss interconnecting
conductor, particularly considering its fabrication process 45
compatibility and robustness for high temperature applica-
tions. The significance of this result is that it would enable
the production of SiC sensors and electronic devices faster
at lower production and material costs with minimal penalty
in performance. 50
The resistivity of the buried PtTi interconnect after soak
at 700, 800, and 900° C. in O ambient for 1 hour was
93.85 (FIG. 39A), 93.85 (FIG. 3913), and 75 (FIG.
39C) µQ-cm, respectively. The AES depth profiles after the
thermal soaks at the above three temperatures are shown in 55
FIGS. 39A-39C, respectively. The reaction zones are at the
PtTi/S'02 interfaces, and the prominent reaction was
between Ti and S'02 to form titanium oxide and its silicide.
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This reaction resulted in the gradual depletion of titanium
within the PtTi layer as the temperature increased, thereby
making the interconnect more Pt rich. This increase in Pt
richness after 900° C. correlates well with the decrease in the
resistivity of the buried interconnect. For comparison, the
resistivity of Pt and Ti are 10.6 and 42 µQ-cm, respectively.
However, these metals in elemental forms are either too
reactive or have poor adhesion to be used for interconnect
metallization.
What has been described above includes examples of the
innovation. It is, of course, not possible to describe every
conceivable combination of components or methodologies
for purposes of describing the subject innovation, but one of
ordinary skill in the art may recognize that many further
combinations and permutations of the innovation are pos-
sible. Accordingly, the innovation is intended to embrace all
such alterations, modifications and variations that fall within
the spirit and scope of the appended claims. Furthermore, to
the extent that the term "includes" is used in either the
detailed description or the claims, such term is intended to
be inclusive in a manner similar to the term "comprising" as
"comprising" is interpreted when employed as a transitional
word in a claim.
What is claimed is:
1. A method for forming simultaneous ohmic contacts
comprising:
creating a single alloy conductor comprising co-sputtered
PtTi by phase segregation annealing (PSA); and
applying the single alloy conductor to a substrate com-
prising 4H-SiC having a p-type portion and an n-type
portion, wherein the single alloy conductor stablishes
the simultaneous ohmic contacts.
2. The method of claim 1, wherein the single alloy
conductor forms a film.
3. The method of claim 1, wherein the single alloy
conductor comprises Pt80-Ti20.
4. The method of claim 1, wherein the single alloy
conductor comprises Pt70-Ti30.
5. The method of claim 1, further comprising:
depositing and patterning a diffusion barrier comprising a
layer of single alloy conductor, wherein the layer is
about 200 nm thick; and
annealing in ambient argon.
6. The method of claim 5, wherein annealing takes place
at about 700° C. for about 30 minutes.
7. The method of claim 5, wherein the patterning com-
prises using an aluminum layer as the contact mask for
pattern etching.
8. The method of claim 1 wherein PSA is achieved by
annealing the single alloy conductor by vacuum RTA.
9. The method of claim 8, further comprising annealing
another layer of the single alloy conductor in argon.
10. The method of claim 9, further comprising adding a
sputtered capping layer.
11. The method of claim 10, wherein the capping layer
comprises An.
